
Preliminary Technical Data
AD1935/AD1936/AD1937/AD1938/AD1939
Rev. Pr
I
| Page 25 of 30
DAC CONTROL REGISTERS
DAC control 0
Bit
0
Value
0
1
00
01
10
11
000
001
010
011
100
101
110
111
00
01
10
11
Function
Normal
Power down
32/44.1/48 kHz
64/88.2/96 kHz
128/176.4/192 kHz
Reserved
1
0
8
12
16
Reserved
Reserved
Reserved
Stereo (Normal)
TDM (Daisy Chain)
DAC Aux mode (ADC, DAC TDM coupled)
Dual-line TDM
Description
Power Down
2:1
Sample Rate
5:3
SDATA Delay (BCLK periods)
7:6
Serial Format
Table 20
DAC control 1
Bit
0
Value
0
1
00
01
10
11
0
1
0
1
0
1
0
1
0
1
Function
Latch in mid cycle (normal)
Latch in at end of cycle (pipeline)
64 (2 channels)
128 (4 channels)
256 (8 channels)
512 (16 channels)
Left low
Left high
Slave
Master
Slave
Master
DBCLK pin
Internally generated
Normal
Inverted
Description
BCLK Active Edge (TDM In)
2:1
BCLKs Per Frame
3
LRCLK Polarity
LRCLK Master/Slave
4
5
BCLK Master/Slave
BCLK Source
6
7
BCLK Polarity
Table 21